This white paper is the second in a series of two papers on STMicroelectronics’ experience with the Synopsys DesignWare STAR Hierarchical System. This white paper also provides insights on IEEE 1500 ...
An automated platform for SoC (system-on-chip) test, the DesignWare Star Hierarchical System from Synopsys reduces test integration time by automatically creating a hierarchical network based on IEEE ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results